Abstract
Introduction
A novel dedicated VLSl architecture for the efficient computation of multiplication in the finite fields of type 
Algorithm and architecture
Until 1 9 9 9 the multiplication algorithms for finite fields of type GF(2") were related to two main representations for the elements of the field: standard (or polynomial) basis and optimal normal basis. In 1 9 9 9 Silverman introduced a new algorithm [I] , called Ghost Bit Basis (GBB). Given two n-bits factor polynomials A(x) and B(x), the GBB algorithm computes the product C(X) = In this work the GBB algorithm has been optimised for reducing time latency and power consumption, while bounding circuit complexity. The GBB LSB multiplication algorithm processes serially A(x) and accumulates B(x) to C(X). The algorithm takes n + 1 clock cycles in total. The GBB algorithm can be recoded for speeding it up. The recoded GBB multiplication algorithm processes k > 1 bits of A(x) per clock cycle. In this way the algorithm takes only r(n + 1 ) / k l clock cycles. It can be mapped onto a digit-st:riavparallel to parallel VLSl architecture. By SW simulation (in C language) the recoded GBB algorithm with k = 4 exhibits a speedup 2 with respect to normal GBB, while with k = 2 the speedup is 1.7. Power consumpi:ion follows a similar behaviour. The architecture contains a look-up 
Conclusions and further developments
The above analysis shows that the recoded GBB multiplication algorithm and the associated digit-serial
VLSl architecture are suited for designing efficient finite field multipliers, since thcy allow short time latency, low power consumption and limited circuit complexity.
